Abstract—When utilized at low amplitude modulation indices, existing multilevel carrier-based PWM strategies have no special provisions for this operating region, and several levels of the inverter go unused. This paper proposes some novel multilevel PWM strategies to take advantage of the multiple levels in both a diode-clamped inverter and a cascaded H-bridge inverter by utilizing all of the levels in the inverter even at low modulation indices. Simulation results show what effects the different strategies have on the active device utilization. A prototype 6-level diode-clamped inverter and an 11-level cascaded H-bridge inverter have been built and controlled with the novel PWM strategies proposed in this paper.

Index Terms—Cascade inverter, diode-clamped inverter, low modulation index, multilevel inverter, multilevel PWM.

I. INTRODUCTION

Transformerless multilevel inverters have been proposed for such uses as static var compensation, motor drives, and active power filters. For many of these applications, multilevel inverters will operate in the low amplitude modulation index region, and some levels of the inverter will go unused most of the time if conventional multilevel carrier-based PWM techniques are used.

Many large variable speed drives operate the majority of the time at just a fraction of their rated load. Static var generators and active filters may also operate for long durations well below their rated capabilities, such as at night when production has stopped at a commercial or industrial facility. The multilevel inverters that are the backbone of these products have to be sized for the largest rated load that will be demanded of them; however, they also should be optimized to operate proficiently over most of their operating regions including at low amplitude modulation indices.

While the multilevel PWM techniques developed thus far have been extensions of two-level PWM methods, the multiple levels in these inverters offer extra degrees of freedom and greater possibilities in terms of device utilization, state redundancies, and effective switching frequency. A need exists for using all of the levels in the inverter at these low modulation index-operating conditions; otherwise, the multilevel inverter loses some of its advantages over the traditional two-level inverter.

Existing multilevel carrier-based PWM strategies have no special provisions when inverters operate at low amplitude modulation indices [1]–[6]. Multilevel subharmonic PWM (SH-PWM) developed by Carrara [1] and switching frequency optimal PWM (SFO-PWM) developed by Steinke [2] center the modulation waveform in the carrier bands, and some levels go unused in both these methods at low amplitude modulation indices. The space vector technique developed by Liu [7] for low modulation index regions was because of the use of slow-switching thyristors and not as a means to maximize device utilization. Sinha [8] developed multilevel space vector techniques that use redundant voltage states at low modulation indices to balance dc link capacitor voltages.

In this paper, novel carrier-based multilevel PWM strategies are proposed to increase device utilization in both a diode-clamped inverter and a cascaded H-bridge inverter at low modulation indices. One way to use all of the multiple levels in the inverter, even during low modulation periods, is to take advantage of the redundant output voltage states and to rotate level usage in the inverter during each cycle. This will reduce the switching stresses on some of the inner levels by making use of those outer voltage levels that otherwise would go unused. This procedure also enables the inverter to switch at higher frequencies during low modulation indices. This increases the frequency spectrum and hastens the dynamic response of the inverter, yet does not exceed the allowable switching loss of the active devices.

II. MODULATION INDEX EFFECT ON LEVEL UTILIZATION

Other authors have extended two-level carrier-based PWM techniques to multilevel inverters by making the use of several triangular carrier signals and one reference signal per phase. Carrara [1] developed multilevel subharmonic PWM (SH-PWM) as follows. For an m-level inverter, m − 1 carriers with the same frequency \( f_c \) and same peak-to-peak amplitude \( A_c \) are disposed such that the bands they occupy are contiguous. The reference, or modulation, waveform has peak-to-peak amplitude \( A_m \) and frequency \( f_m \), and it is centered in the middle of the carrier set. The reference is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active device corresponding to that carrier is switched on; and if the reference is less than a carrier signal, then the active device corresponding to that carrier is switched off.
In multilevel inverters, the amplitude modulation index, \( m_a \), and the frequency ratio, \( m_f \), are defined as

\[
\begin{align*}
    m_a &= \frac{A_m}{(m-1) \cdot A_c}, \\
    m_f &= \frac{f_c}{f_m}.
\end{align*}
\]

Fig. 1 shows two simulation results of what the output voltage waveform looks like at amplitude modulation indices of 0.5 and 0.15 for a 6-level inverter. Fig. 1(a) shows how the bottom and top switches in Fig. 2 go unused for amplitude modulation indices less than 0.6 in a 6-level inverter. Fig. 1(b) shows how only the middle switches in Fig. 2 change states when a 6-level inverter is operated at an amplitude modulation index less than 0.2. The output waveform in Fig. 1(b) appears to be that of a traditional two-level inverter rather than a multilevel inverter.

The minimum modulation index for which a multilevel inverter controlled with SH-PWM makes use of all of its levels, \( m_{\text{min}} \), can be calculated as

\[
m_{\text{min}} = \frac{m - 3}{m - 1}.
\]

Table I lists the minimum modulation indices where a multilevel inverter uses all of its possible voltage levels for both SH-PWM and SFO-PWM [2] techniques. Table I also shows that the maximum modulation index before pulse dropping occurs is 1.000 for SH-PWM and 1.155 for SFO-PWM.

Table I lists the minimum modulation indices where a multilevel inverter makes use of all of its possible voltage levels for both SH-PWM and SFO-PWM [2] techniques. Table I also shows that the maximum modulation index before pulse dropping occurs is 1.000 for SH-PWM and 1.155 for SFO-PWM.

As shown in Table I, when a multilevel inverter operates at modulation indices much less than 1.00, not all of its levels are involved in the generation of the output voltage and simply remain in an unused state until the modulation index increases sufficiently. Level usage is more likely to suffer to a greater extent as the number of levels in the inverter increases.

One way to make use of the multiple levels, even during low modulation periods, is to take advantage of the redundant output voltage states and to rotate level usage in the inverter during each cycle. This will reduce the switching stresses on some of the inner levels by making use of those outer voltage levels that otherwise would go unused.

### III. Redundant Switching States

Redundant switching states are those states for which a particular output phase voltage or line-line voltage can be generated by more than one switch combination.

#### A. Diode-Clamped Inverter

Diode-clamped inverters have redundant line-line voltage states for low modulation indices, but have no phase redundancies [8]–[10]. A three-phase six-level diode-clamped inverter is shown in Fig. 2. As a way to illustrate redundant voltage levels, Sinha [8] developed a set of algebraic matrices to represent the
TABLE II
DIODE-CLAMPED SIX-LEVEL INVERTER LINE-LINE VOLTAGE REDUNDANCIES

<table>
<thead>
<tr>
<th>$\max(i,j,k) - \min(i,j,k)$</th>
<th># Distinct States</th>
<th># Redundancies per Distinct State</th>
<th>Total # States</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>6</td>
<td>4</td>
<td>30</td>
</tr>
<tr>
<td>2</td>
<td>12</td>
<td>3</td>
<td>48</td>
</tr>
<tr>
<td>3</td>
<td>18</td>
<td>2</td>
<td>54</td>
</tr>
<tr>
<td>4</td>
<td>24</td>
<td>1</td>
<td>48</td>
</tr>
<tr>
<td>5</td>
<td>30</td>
<td>0</td>
<td>30</td>
</tr>
<tr>
<td>Total</td>
<td>91</td>
<td></td>
<td>216</td>
</tr>
</tbody>
</table>

The state of the load voltages in terms of the active switches and dc link voltages as follows (from Fig. 2):

\[
V_{Labc0} = S_{abc}V_{dc},
\]

where \(V_{dc} = [V_1, V_2, V_3, \ldots, V_n]^T\), \(S_{abc} = \begin{bmatrix} S_{a1} & S_{a2} & S_{a3} & \cdots & S_{an} \\ S_{b1} & S_{b2} & S_{b3} & \cdots & S_{bn} \\ S_{c1} & S_{c2} & S_{c3} & \cdots & S_{cn} \end{bmatrix}\)

\(V_{Labc} = \begin{bmatrix} V_{Lao} \\ V_{Lbo} \\ V_{Lco} \end{bmatrix}\) and \(S_{a,j} = \sum_j \delta(S_a - j)\)

where \(S_a\) is the switch state indicating how many upper switches in phase leg \(a\) are conducting and is an integer from 0 to \(n\), and where \(\delta(x) = 1\) if \(x \geq 0\), \(\delta(x) = 0\) if \(x < 0\).

As an example, assume that the voltage across each of the individual dc sources is identical. If \(V_{Labc0} = [1 \ 0 \ 3]^T\), then the line-line voltages are \(V_{Lab} = 1\), \(V_{Lbc} = -3\), and \(V_{Lca} = 2\). The line-line voltages will stay the same if \(V_{Labc0} = [2 \ 1 \ 4]^T\) or \([3 \ 2 \ 5]^T\). This example shows that redundant line-line switching states differ from each other by an identical integral value \([h, h]^T\).

For an output voltage state \((i, j, k)\) in a \(m\)-level diode-clamped inverter, the number of redundant states available is given by

\[
N_{\text{redundancies available}} = m - 1 - [\max(i,j,k) - \min(i,j,k)],
\]

As the modulation index decreases, more redundant states are available. Table II shows the number of distinct and redundant line-line voltage states available in a six-level inverter for different output voltages.

In Section IV, a method is given that makes use of line-line redundancies in a diode-clamped inverter operating at a low modulation index so that active device usage is balanced among the levels.

B. Cascaded H-Bridges Inverter

Unlike the diode-clamped inverter, the cascaded H-bridges inverter has phase redundancies in addition to the aforementioned line-line redundancies. An \(m\)-level cascade inverter consists of \(N_I = (m - 1)/2\) single-phase full bridge inverters connected in series as shown in Fig. 3. The multilevel inverter’s output phase voltage \(V_{an}\) is formed from the summation of each of the output voltages of the individual H-bridges, which can be controlled independently of one another.

Phase redundancies are much easier to exploit than line–line redundancies because the output voltage in each phase of a three-phase inverter can be generated independently of the other two phases when only phase redundancies are used. In Section IV, a method is given that makes use of these phase redundancies so that each active device’s duty cycle is balanced over \((m - 1)/2\) reference waveform cycles regardless of the modulation index.

IV. LOW MODULATION INDEX PWM TECHNIQUES

For modulation indices less than 0.5, the level usage in odd-level inverters can be sufficiently rotated so that the switching frequency can be doubled and still keep the thermal losses within the limits of the device. For inverters with an even number of levels, the modulation index at which frequency doubling can be accomplished varies with the levels as shown in Table III. This increase in switching frequency enables the
inverter to compensate for higher frequency harmonics and will yield a waveform that more closely tracks a reference.

A. Diode-Clamped Inverter

As an example of how to accomplish this doubling of inverter frequency, an analysis of a seven-level diode-clamped inverter with an amplitude modulation index, \( m_a \), of 0.4 is conducted.

During one cycle, the reference waveform is centered in the upper three carrier bands of the inverter; and during the next cycle, the reference waveform is centered in the lower three carrier bands of the inverter as shown in Fig. 4. This technique enables half of the switches to “rest” every other cycle and not incur any switching losses. With this method, the switching frequency (or carrier frequency \( f_c \), in the case of multilevel inverters) can effectively be doubled to \( 2 f_c \), yet the switches will have the same losses as if they were switching at \( f_c \) but every cycle.

For the diode-clamped inverter, this method is possible only for three-wire systems because it has line-line redundancies and no phase redundancies. At the discontinuity where the reference moves from one carrier band set to another, the transition has to be synchronized such that all three phases are moved from one carrier band set to the next set at the same time. In the case of frequency doubling, all three phases add or subtract the following number of states (or levels) every other reference cycle:

\[
S_a(j + 1) = S_a(j) + (-1)^j \cdot \frac{m - 1}{2}
\]  

This will enable the discontinuity not to show up in the line-line voltage waveform.

At modulation indices closer to zero, the switching frequency can be increased even more. This is possible because the reference waveform can be rotated among different carrier bands for a few cycles before returning to a previous set of switches for use. The switches are allowed to “rest” for a few cycles and thus are able to absorb higher switching losses during the cycle that they are in use. Table III shows the possible increased switching frequencies available at lower modulation indices for multilevel inverters with several different levels.

Some additional switching loss is associated with the redundant switchings of the three phases at the end of each reference cycle when rotating among modulation bands. For instance, in Fig. 4 each of the three phases in the seven-level inverter will have three switch pairs change states at the end of each reference cycle. Compared to the switching loss associated with just the normal PWM switchings, however, this redundant switching loss is quite small, typically less than 5% of the total switching loss.

Fig. 5 illustrates two different methods of rotating the reference waveform among three different regions (top, middle, and bottom) for modulation indices less than 0.333 in a seven-level inverter to enable the carrier frequency to be increased by a factor of three. The method shown in Fig. 5(a) is preferred over that shown in Fig. 5(b) because of the reduction in redundant state switching. The method in Fig. 5(a) requires only four redundant state switchings every three reference cycles, whereas the method in Fig. 5(b) requires eight redundant switchings every three reference cycles. In general for any multilevel inverter regardless of the number of levels or number of rotation regions, using the preferred reference rotation method will have 1/2 of the redundant switching losses that the alternate method would have.

A 10 kW prototype six-level diode-clamped inverter was controlled with the method shown in Fig. 5(a) to act as an adjustable speed drive for a small induction motor. A table of switching patterns, which correspond to different amplitude modulation indices and can be optimized for the fewest switches per cycle by determining the phase displacement angle to use at each amplitude modulation index [4], was calculated off-line and stored in a digital signal processor controller as 1024 states per cycle. A constant voltage/frequency control technique was applied to
Fig. 6. Experimental diode-clamped inverter waveforms with reference rotation at end of each fundamental cycle (9 Hz). (a) Line-neutral (negative dc link) voltages. (b) Line-line voltages. (c) Line-neutral voltages $v_{an}$ and $v_{bn}$, line-line voltage $v_{ab}$, line current $i_a$.

The inverter was used to drive an induction motor and was first controlled with SH-PWM with the following parameters: $m_a = 0.15$ and $m_f = 21$. At modulation indices less than 0.2, only one level of the inverter was required and level usage was rotated such that all five switch pairs were used in each phase of the inverter. Fig. 6(a) shows the line-neutral (negative dc-rail of the inverter) voltages output by the prototype inverter; all three phase voltages shift from one carrier band set to the next simultaneously at the end of each fundamental frequency cycle (in this case 9 Hz). The line-line voltages at the motor terminals shown in Fig. 6(b) appear to be just normal two-level PWM waveforms. Fig. 6(c) shows waveforms for phase voltages $v_{an}$ and $v_{bn}$, the line-neutral voltage $v_{ab}$, and the line current $i_a$ for the induction motor.

B. Cascaded H-Bridges Inverter

An 11-level three-phase wye-connected cascaded inverter is shown in Fig. 7. In the cascaded H-bridges inverter, each single-phase H-bridge inverter is fed from a separate dc source and can be controlled independently of the other bridges in the inverter. This means that unlike a diode-clamped inverter, a cascade inverter has phase redundancies in addition to line-line redundancies. While the carrier band set rotation techniques shown in the previous section for diode-clamped inverters can also be applied to cascade inverters, making use of the phase redundancies is much more advantageous. Use of phase redundancies does not incur the additional redundant switching losses that occur when line-line redundant switching is used.

When performing multilevel PWM at low modulation indices, this allows rotation of the pulses among the various physical levels (H-bridges) of the cascade inverter. A pulse rotation technique similar to the one used for fundamental frequency switching of cascade inverters described in [11], [12] can be used when a PWM output voltage waveform is desired, which is the case at low modulation indices. Fig. 8 shows a control block diagram for this type of control. Normal
carrier-based PWM generates the switching signals, but prior to being sent to the gate drives of the active devices, the signals are sequentially rotated to a different level. The effect is that the output waveform can have a high switching frequency but the individual levels can still switch at a constant switching frequency of 60 Hz if desired.

Example PWM pulses for this type of pulse rotation control are shown in Fig. 9. Pulses \((V_{a1}, V_{o2}, V_{o3})\) are shown for three of the five H-bridges that compose the a phase of the inverter. The line-neutral voltage waveform \(V_{an}\) is composed of the sum of the pulses from all five H-bridges. While the switching frequency of each individual H-bridge is kept constant at 60 Hz, the effective switching frequency of the phase-neutral voltage is 300 Hz. This technique allows a multilevel cascaded inverter to achieve a quality PWM output waveform at low modulation indices without resorting to high frequency switching.

A prototype three-phase 11-level wye-connected cascaded inverter has been built using 100 V power MOSFET’s as the switching devices. A battery bank of 15 separate dc sources (SDCS’s) of 36 Vdc each fed the inverter (5 SDCS’s per phase). The inverter used the same constant voltage/frequency control technique described for the diode-clamped inverter motor drive system. Fig. 10 shows the phase and line voltage and current waveforms for the driven induction motor. For an amplitude modulation index of 0.2 (to run the motor at 1/5 rated speed), the inverter outputs a 12 Hz fundamental frequency voltage waveform that has three levels line-neutral \((V_{an})\) and three levels line-line \((V_{ab})\).

Fig. 10. Cascade inverter waveforms at 12 Hz fundamental frequency operation.

Fig. 11. Cascade inverter waveforms at 18 Hz fundamental frequency operation.

So that all the batteries will be equally discharged (or charged if the cascade inverter operates in a rectification mode), the number of phase-neutral output voltage pulses for each half cycle of the fundamental frequency waveform should not be equal to an integer multiple of the number of H-bridges in one phase of the inverter. Otherwise, each H-bridge would generate the same pulse widths every half cycle, which would lead to different discharge (or charge) rates among the batteries.

V. CONCLUSIONS

Multilevel inverters lose some of their advantages over two-level inverters if traditional carrier-based multilevel PWM methods are used at low modulation index-operating
conditions. During low modulation index operation of a diode-clamped inverter, rotating the modulation waveform through different bands of carrier waveforms is possible by using line-line redundant voltage states to profitably make use of all the levels in the inverter. PWM pulse rotation among the various H-bridges in a cascade inverter takes advantage of phase redundancies to help balance the SDCS voltage states and switch utilization.

These novel carrier-based switching strategies can be used to enable better switch utilization in multilevel inverters and to achieve an increase in the effective switching frequency without exceeding the thermal limits of the individual active devices. These methods can be used as part of a control system to have minimum distortion in a multilevel inverter’s output voltage waveform at low modulation indices.

REFERENCES


Leon M. Tolbert (S’88–M’91–SM’98) received the B.E.E., M.S., and Ph.D. degrees in electrical engineering from the Georgia Institute of Technology, Atlanta.

In 1991, he joined the Oak Ridge National Laboratory (ORNL), Oak Ridge, TN, as an Electrical Engineer in the Engineering Division. In 1997, he began work as a Research and Design Engineer in the Power Electronics and Electric Machinery Research Center, Engineering Technology Division, ORNL. He is presently an Assistant Professor in the Department of Electrical and Computer Engineering, University of Tennessee, Knoxville, and an Adjunct Participant at ORNL. He has published several technical papers in the areas of power quality, motor drives, FACTS converters, and motor drives.

Dr. Tolbert received one conference prize paper award from the IEEE Industry Applications Society. He is a Registered Professional Engineer in the state of Tennessee.

Fang Zheng Peng (M’92–SM’96) was born in Hubei Province, China. He received the B.S. degree in electrical engineering from Wuhan University of Hydraulic and Electrical Engineering, Wuhan, China, in 1983 and the M.S. and Ph.D. degrees in electrical engineering from the Nagaoka University of Technology, Nagaoka, Japan, in 1987 and 1990, respectively.

He joined Toyo Electric Manufacturing Company, Ltd., from 1990 to 1992, as a Research Scientist, where he was engaged in research and development of active power filters, FACTS applications, and motor drives. From 1992 to 1994, he worked with the Tokyo Institute of Technology as an Assistant Professor, where he initiated a multilevel inverter project for FACTS applications and a speed-sensorless vector control project. From 1994 to 1997, he was a Research Assistant Professor at the University of Tennessee, Knoxville, working with the Oak Ridge National Laboratory, Oak Ridge, TN. Since 1997, he has been the Principle Scientist of power electronics in the Power Electronics and Electric Machinery Research Center of the Oak Ridge National Laboratory.

Dr. Peng received the 1991 First Prize Paper Award of the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, the 1995 Second Prize Paper Award, and the 1996 First Prize Paper Award of the Industrial Power Converter Committee of the IEEE Industry Applications Society, the 1990 best transactions paper award of IEE Japan, and in 1998 a Technical Achievement Award from Lockheed Martin Corporation. He is an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS.

Thomas G. Habetler (S’82–M’83–S’85–M’89–SM’92) received the B.S.E.E. and M.S. degrees, both in electrical engineering, from Marquette University, Milwaukee, WI, in 1981 and 1984, respectively, and the Ph.D. degree from the University of Wisconsin, Madison, in 1989.

From 1983 to 1985, the Electro-Motive Division of General Motors employed him as a Project Engineer. While there, he was involved in the design of switching power supplies and voltage regulators for locomotive applications. He is currently an Associate Professor of Electrical Engineering at the Georgia Institute of Technology, Atlanta. His research interests are in electric machine protection and condition monitoring, switching converter technology, and drives.

Dr. Habetler has received three conference prize paper awards from the Industry Applications Society. He serves as Vice President of Operations for the IEEE Power Electronics Society, and Chair of the Industrial Power Converter Committee of the Industry Applications Society.